

High Speed Low Power CAN Transceiver for Long Wire Networks

1.0 General Description

The AMIS-42675 CAN transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus. It may be used in both 12V and 24V systems. The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller.

The AMIS-42675 is the low power member of the CAN high-speed transceiver family and offers the following additional features:

- Ideal passive behaviour when supply voltage is removed
- Wake-up over bus
- Extremely low current standby mode

Due to the wide common-mode voltage range of the receiver inputs, the AMIS-42675 is able to reach outstanding levels of electromagnetic susceptibility (EMS). Similarly, extremely low electromagnetic emission (EME) is achieved by the excellent matching of the output signals.

The AMIS-42675 is the industrial version of the AMIS-42665 and primarily for applications where long network lengths are mandatory. Examples are elevators, in-building networks, process control and trains. To cope with the long bus delay the communication speed needs to be low. AMIS-42675 allows low transmit data rates down 10 Kbit/s or lower.

2.0 Key Features

- Compatible with the ISO 11898 standard (ISO 11898-2, ISO 11898-5 and SAE J2284)
- Wide range of bus communication speed (0 up to 1 Mbit/s)
- Ideally suited for 12V and 24V industrial and automotive applications
- Allows low transmit data rate in networks exceeding 1 km
- Extremely low current standby mode with wake-up via the bus
- Low electromagnetic emission (EME): common-mode choke is no longer required
- Differential receiver with wide common-mode range (+/- 35V) for high EMS
- Voltage source via V_{SPLIT} pin for stabilizing the recessive bus level (further EMC improvement)
- No disturbance of the bus lines with an un-powered node
- · Thermal protection
- · Bus pins protected against transients
- Power down mode in which the transmitter is disabled
- Bus and V_{SPLIT} pins short circuit proof to supply voltage and ground
- Logic level inputs compatible with 3.3V devices
- At least 110 nodes can be connected to the same bus

3.0 Ordering Information

Table 1: Ordering Information

Part Number	Package	Shipping Configuration	Temp. Range
AMIS42675ICAA1G	SOIC-8 GREEN	Tube/Tray	-40°C125°C
AMIS42675ICAA1RG	SOIC-8 GREEN	Tape & Reel	-40°C125°C


4.0 Technical Characteristics

Table 2: Technical Characteristics

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{CC}	Power supply voltage		4.75	5.25	V
V _{STB}	DC voltage at pin STB		-0.3	V_{CC}	V
V_{TxD}	DC voltage at pin TxD		-0.3	Vcc	V
V_{RxD}	DC voltage at pin RxD		-0.3	V_{CC}	V
V _{CANH}	DC voltage at pin CANH	0 < V _{CC} < 5.25V; no time limit	-35	+35	V
V _{CANL}	DC voltage at pin CANL	0 < V _{CC} < 5.25V; no time limit	-35	+35	V
V _{SPLIT}	DC voltage at pin V _{SPLIT}	0 < V _{CC} < 5.25V; no time limit	-35	+35	V
$V_{O(dif)(bus_dom)}$	Differential bus output voltage in dominant state	$42.5\Omega < R_{LT} < 60\Omega$	1.5	3	V
CM-range	Input common-mode range for comparator	Guaranteed differential receiver threshold and leakage current	-35	+35	V
V _{CM-peak}	Common-mode peak	Note	-500	500	mV
C _{load}	Load capacitance on IC outputs			15	pF
t _{pd(rec-dom)}	Propagation delay TxD to RxD	See Figure 5	70	230	ns
t pd(dom-rec)	Propagation delay TxD to RxD	See Figure 5	100	245	ns
V _{CM-step}	Common-mode step	Note	-150	150	mV
T _{junc}	Junction temperature		-40	150	°C


Note: The parameters V_{CM-peak} and V_{CM-step} guarantee low EME.

5.0 Block Diagram



6.0 Typical Application

6.1 Application Schematic



6.2 Pin Description




Table 3: Pin Out

Pin	Name	Description
1	TxD	Transmit data input; low input => dominant driver; internal pull-up current
2	GND	Ground
3	V _{CC}	Supply voltage
4	RxD	Receive data output; dominant transmitter => low output
5	V _{SPLIT}	Common-mode stabilization output
6	CANL	Low-level CAN bus line (low in dominant mode)
7	CANH	High-level CAN bus line (high in dominant mode)
8	STB	Stand-by mode control input

7.0 Functional Description

7.1 Operating Modes

AMIS-42675 provides two modes of operation as illustrated in Table 4. These modes are selectable through pin STB.

Table 4: Operating Modes

Mode	Pin STB	Pin RXD		
Mode	FIII STD	Low	High	
Normal	Low	Bus dominant	Bus recessive	
Standby	High	Wake-up request detected No wake-up request detected		

7.1.1. Normal Mode

In the normal mode, the transceiver is able to communicate via the bus lines. The signals are transmitted and received to the CAN controller via the pins TxD and RxD. The slopes on the bus lines outputs are optimized to give extremely low EME.

7.1.2. Stand-by Mode

In stand-by mode both the transmitter and receiver are disabled and a very low-power differential receiver monitors the bus lines for CAN bus activity. The bus lines are terminated to ground and supply current is reduced to a minimum, typically 10µA. When a wake-up request is detected by the low-power differential receiver, the signal is first filtered and then verified as a valid wake signal after a time period of t_{BUS}, the RxD pin is driven low by the transceiver to inform the controller of the wake-up request.

7.2 Split Circuit

The V_{SPLIT} pin is operational only in normal mode. In standby mode this pin is floating. The V_{SPLIT} is connected as shown in Figure 2 and its purpose is to provide a stabilized DC voltage of 0.5 x V_{CC} to the bus avoiding possible steps in the common-mode signal therefore reducing EME. These unwanted steps could be caused by an un-powered node on the network with excessive leakage current from the bus that shifts the recessive voltage from its nominal 0.5 x V_{CC} voltage.

7.3 Wake-up

Once a valid wake-up (dominant state longer than t_{BUS}) has been received during the standby mode, the RxD pin is driven low.

7.4 Over-temperature Detection

A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds a value of approximately 160°C. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off-state resets when pin TxD goes high. The thermal protection circuit is particularly needed when a bus line short circuits.

7.5 High Communication Speed Range

The transceiver is primarily intended for industrial applications. It allows very low baud rates needed for long bus length applications. But also high speed communication is possible up to 1Mbit/s.

7.6 Fail Safe Features

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

The pins CANH and CANL are protected from automotive electrical transients (according to ISO 7637; see Figure 4). Pins TxD and STB are pulled high internally should the input become disconnected. Pins TxD, STB and RxD will be floating, preventing reverse supply should the V_{CC} supply be removed.

8.0 Electrical Characteristics

8.1 Definitions

All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means the current is flowing into the pin; sourcing current means the current is flowing out of the pin.

8.2 Absolute Maximum Ratings

Stresses above those listed in the following table may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 5: Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{CC}	Supply voltage		-0.3	+7	V
V_{CANH}	DC voltage at pin CANH	$0 < V_{CC} < 5.25V$; no time limit	-50	+50	V
V _{CANL}	DC voltage at pin CANL	0 < V _{CC} < 5.25V; no time limit	-50	+50	V
V _{SPLIT}	DC voltage at pin VSPLIT	0 < V _{CC} < 5.25V; no time limit	-50	+50	V
V_{TxD}	DC voltage at pin TxD		-0.3	V _{CC} + 0.3	V
V_{RxD}	DC voltage at pin RxD		-0.3	$V_{CC} + 0.3$	V
V _{STB}	DC voltage at pin STB		-0.3	V _{CC} + 0.3	V
$V_{tran(CANH)}$	Transient voltage at pin CANH	Note 1	-300	+300	V
$V_{tran(CANL)}$	Transient voltage at pin CANL	Note 1	-300	+300	V
V _{tran(VSPLIT)}	Transient voltage at pin VSPLIT	Note 1	-300	+300	V
V _{esd(}	Electrostatic discharge voltage at all pins	Note 2	-5	+5	kV
		Note 4	-750	+750	V
Latch-up	Static latch-up at all pins	Note 3		120	mA
T _{stg}	Storage temperature		-55	+150	°C
T _{amb}	Ambient temperature		-40	+125	°C
T _{junc}	Maximum junction temperature		-40	+170	°C

- 1) Applied transient waveforms in accordance with ISO 7637 part 3, test pulses 1, 2, 3a, and 3b (see Figure 4).
- 2) Standardized human body model electrostatic discharge (ESD) pulses in accordance to MIL883 method 3015.7.
- 3) Static latch-up immunity: Static latch-up protection level when tested according to EIA/JESD78.
 4) Standardized charged device model ESD pulses when tested according to EOS/ESD DS5.3-1993.

8.3 Thermal Characteristics

Table 6: Thermal Characteristics

Symbol	Parameter	Conditions	Value	Unit
R _{th(vj-a)}	Thermal resistance from junction to ambient in SO8 package	In free air	145	K/W
R _{th(vj-s)}	Thermal resistance from junction to substrate of bare die	In free air	45	K/W

8.4 Characteristics

 V_{CC} = 4.75 to 5.25V; T_{junc} = -40 to +150°C; R_{LT} =60 $\!\Omega$ unless specified otherwise.


Table 7: Characteristics


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply (pin V _{cc})						
I _{CC}	Supply current	Dominant; $V_{TxD} = 0V$ Recessive; $V_{TxD} = V_{CC}$		45 4	65 8	mA mA
Iccs	Supply current in standby mode	T _{junc,max} = 100°C		10	15	μA
	a Input (pin TxD)					
V _{IH}	High-level input voltage	Output recessive	2.0	-	V _{CC} + 0.3	V
V _{IL}	Low-level input voltage	Output dominant	-0.3	-	+0.8	V
I _{IH}	High-level input current	V _{TxD} =V _{CC}	-5	0	+5	μA
I _{IL}	Low-level input current	$V_{TxD} = 0V$	-75	-200	-350	μA
Ci	Input capacitance	Not tested	-	5	10	pF
	de Select (pin STB)					
V _{IH}	High-level input voltage	Standby mode	2.0	-	V _{CC} + 0.3	V
V _{IL}	Low-level input voltage	Normal mode	-0.3	-	+0.8	V
I _{IH}	High-level input current	V _{STB} =V _{CC}	-5	0	+5	μA
I _{IL}	Low-level input current	V _{STB} = 0V	-1	-4	-10	μA
Ci	Input capacitance	Not tested	-	5	10	pF
Receiver Data C	_ · · · · · · · · · · · · · · · · · · ·	1 1101 100100				F-
V_{OH}	High-level output voltage	I _{RXD} = -10mA	0.6 x V _{CC}		0.75 x V _{CC}	V
V _{OL}	Low-level output voltage	I _{RXD} = 5mA	717 11 100	0.25	0.45	V
I _{oh}	High-level output current	$V_0 = 0.7 \times V_{CC}$	-5	-10	-15	mA
I _{ol}	Low-level output current	$V_0 = 0.3 \times V_{CC}$	5	10	15	mA
	CANH and CANL)	V ₀ = 0.5 x V _C C	Ü	10	10	1117 (
V _{o(reces) (norm)}	Recessive bus voltage	V _{TxD} = V _{cc} ; no load normal mode	2.0	2.5	3.0	V
$V_{o(reces) (stby)}$	Recessive bus voltage	V _{TxD} = V _{cc} ; no load standby mode	-100	0	100	mV
I _{o(reces) (CANH)}	Recessive output current at pin CANH	-35V <v<sub>CANH< +35V; 0V <v<sub>CC < 5.25V</v<sub></v<sub>	-2.5	-	+2.5	mA
I _{o(reces)} (CANL)	Recessive output current at pin CANL	-35V <v<sub>CANL < +35V; 0V <v<sub>CC < 5.25V</v<sub></v<sub>	-2.5	-	+2.5	mA
V _{o(dom) (CANH)}	Dominant output voltage at pin CANH	$V_{TxD} = 0V$	3.0	3.6	4.25	V
V _{o(dom) (CANL)}	Dominant output voltage at pin CANL	$V_{TxD} = 0V$	0. 5	1.4	1.75	V
V _{o(dif) (bus_dom)}	Differential bus output voltage (VCANH - VCANL)	V_{TxD} = 0V; dominant; 42.5 Ω < R _{LT} < 60 Ω	1.5	2.25	3.0	V
$V_{o(dif)(bus_rec)}$	Differential bus output voltage (V _{CANH} - V _{CANL})	$V_{TxD} = V_{CC}$; recessive; no load	-120	0	+50	mV
I _{o(sc) (CANH)}	Short circuit output current at pin CANH	$V_{CANH} = 0V; V_{TxD} = 0V$	-45	-70	-120	mA
I _{o(sc) (CANL)}	Short circuit output current at pin CANL	$V_{CANL} = 36V; V_{TxD} = 0V$	45	70	120	mA
$V_{i(dif) (th)}$	Differential receiver threshold voltage (see Figure 5)	-5V <v<sub>CANL < +12V; -5V <v<sub>CANH < +12V;</v<sub></v<sub>	0.5	0.7	0.9	V
$V_{ihcm(dif)\;(th)}$	Differential receiver threshold voltage for high common-mode (see Figure 5)	-35V <v<sub>CANL < +35V; -35V <v<sub>CANH < +35V;</v<sub></v<sub>	0.40	0.7	1.00	V
$V_{i(dif)\;(hys)}$	Differential receiver input voltage hysteresis (see Figure 5	-35V <v<sub>CANL < +35V; -35V <v<sub>CANH < +35V;</v<sub></v<sub>	50	70	100	mV
R _{i(cm) (CANH)}	Common-mode input resistance at pin CANH		15	26	37	ΚΩ
R _{i(cm) (CANL)}	Common-mode input resistance at pin CANL		15	26	37	ΚΩ
R _{i(cm) (m)}	Matching between pin CANH and pin CANL common mode input resistance	V _{CANH} = V _{CANL}	-3	0	+3	%
R _{i(dif)}	Differential input resistance		25	50	75	ΚΩ
C _{i(CANH)}	Input capacitance at pin CANH	$V_{TxD} = V_{CC}$; not tested		7.5	20	pF
C _{i(CANL)}	Input capacitance at pin CANL	$V_{TxD} = V_{CC}$; not tested		7.5	20	pF
C _{i(dif)}	Differential input capacitance	$V_{TxD} = V_{CC}$; not tested		3.75	10	pF


Table 8: Characteristics (continued)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	de Stabilization (pin V _{SPLIT})					
V _{SPLIT}	Reference output voltage at pin V _{SPLIT}	Normal mode;	0.3 x V _{CC}	-	0.7 x V _{CC}	
		-500μA < I _{SPLIT} < 500μA				
I _{SPLIT(i)}	V _{SPLIT} leakage current	Stand-by mode	-5		+5	μΑ
I _{SPLIT(lim)}	V _{SPLIT} limitation current	Normal mode	-3		+3	mA
Power-on-Res	set (POR)					
PORL	POR level	CANH, CANL, V _{ref} in tri-	2.2	3.5	4.7	V
		state below POR level				
Thermal Shut	down					
$T_{i(sd)}$	Shutdown junction temperature		150	160	180	°C
Timing Chara	cteristics (see Figure 4 and Figure 5)					
$t_{d(TxD\text{-BUSon})}$	Delay TXD to bus active	C _I = 100pF between CANH to CANL	40	85	105	ns
$t_{d(TxD\text{-BUSoff})}$	Delay TXD to bus inactive	C _I = 100pF between CANH to CANL	30	60	105	ns
t _{d(BUSon-RXD)}	Delay bus active to RXD	C _{rxd} = 15pF	25	55	105	ns
t _{d(BUSoff-RXD)}	Delay bus inactive to RXD	C _{rxd} = 15pF	40	100	105	ns
t _{pd(rec-dom)}	Propagation delay TXD to RXD from recessive to dominant	C _I = 100pF between CANH to CANL	90		230	ns
t _{d(dom-rec)}	Propagation delay TXD to RXD from dominant to recessive	C _I = 100pF between CANH to CANL	90		245	ns
t _{d(stb-nm)}	Delay standby mode to normal mode		5	7.5	10	μs
t _{dbus}	Dominant time for wake-up via bus		0.75	2.5	5	μs


8.5 Measurement Set-ups and Definitions















9.0 Package Outline

SOIC-8: Plastic small outline; 8 leads; body width 150mil. ON Semiconductor reference: SOIC150 8 150 G



10.0 Soldering

10.1 Introduction to Soldering Surface Mount Packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in the ON Semiconductor "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011). There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printedcircuit boards (PCBs) with high population densities. In these situations re-flow soldering is often used.

10.2 Re-flow Soldering

Re-flow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the PCB by screen printing, stencilling or pressure-syringe dispensing before package placement. Several methods exist for re-flowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical re-flow peak temperatures range from 215 to 250°C. The top-surface temperature of the packages should preferably be kept below 230°C.

10.3 Wave Soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or PCBs with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed. If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - Larger than or equal to 1.27mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the PCB:
 - Smaller than 1.27mm, the footprint longitudinal axis must be parallel to the transport direction of the PCB. The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the PCB. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical dwell time is four seconds at 250°C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

10.4 Manual Soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300°C. When using a dedicated tool, all other leads can be soldered in one operation within two to five seconds between 270 and 320°C.

Table 9: Soldering Method

Package	Soldering Method			
rackage	Wave	Re-flow ⁽¹⁾		
BGA, SQFP	Not suitable	Suitable		
HLQFP, HSQFP, HSOP, HTSSOP, SMS	Not suitable (2)	Suitable		
PLCC (3), SO, SOJ	Suitable	Suitable		
LQFP, QFP, TQFP	Not recommended (3)(4)	Suitable		
SSOP, TSSOP, VSO	Not recommended (5)	Suitable		

Notes:

- All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- These packages are not suitable for wave soldering as a solder joint between the PCB and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).

 If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves
- downstream and at the side corners
- Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65mm.
- Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5mm.

11.0 Revision History

Revision	Date	Modification
1.0	October 2007	Initial release
2.0	June 2008	Move content into ON Semiconductor template; update OPN table

12.0 Company or Product Inquiries

For more information about ON Semiconductor's products or services visit our Web site at http://onsemi.com.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative